summaryrefslogtreecommitdiff
path: root/gschem/crossover.sch
blob: d78e520d6548b6ef5988ee53849c64f806f8a66a (about) (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
v 20110115 2
C 50400 45200 1 0 0 input-2.sym
{
T 50400 45400 5 10 1 0 0 0 1
net=BYPASS:1
T 51000 45900 5 10 0 0 0 0 1
device=none
T 50900 45300 5 10 1 1 0 7 1
value=BYPASS
}
C 40500 37300 1 0 0 input-2.sym
{
T 40500 37500 5 10 1 0 0 0 1
net=XOVER:1
T 41100 38000 5 10 0 0 0 0 1
device=none
T 41000 37400 5 10 1 1 0 7 1
value=XOVER
}
C 48200 41900 1 180 0 dual-opamp-1.sym
{
T 48000 39600 5 10 0 0 180 0 1
device=DUAL_OPAMP
T 48100 41000 5 10 1 1 180 0 1
refdes=IC401
T 48000 40000 5 10 0 0 180 0 1
footprint=DIL 8 300
T 48000 39400 5 10 0 0 180 0 1
symversion=0.2
T 48200 41900 5 10 0 0 180 0 1
slot=1
}
C 48200 37800 1 180 0 dual-opamp-1.sym
{
T 48000 35500 5 10 0 0 180 0 1
device=DUAL_OPAMP
T 48100 36900 5 10 1 1 180 0 1
refdes=IC401
T 48000 35900 5 10 0 0 180 0 1
footprint=DIL 8 300
T 48000 35300 5 10 0 0 180 0 1
symversion=0.2
T 48200 37800 5 10 0 0 180 0 1
slot=2
}
C 54500 46700 1 0 0 dual-opamp-1.sym
{
T 54700 49000 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 55200 46800 5 10 1 1 0 0 1
refdes=IC402
T 54700 48600 5 10 0 0 0 0 1
footprint=DIL 8 300
T 54700 49200 5 10 0 0 0 0 1
symversion=0.2
T 54500 46700 5 10 0 0 0 0 1
slot=1
}
C 54500 42800 1 0 0 dual-opamp-1.sym
{
T 54700 45100 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 55200 42900 5 10 1 1 0 0 1
refdes=IC402
T 54700 44700 5 10 0 0 0 0 1
footprint=DIL 8 300
T 54700 45300 5 10 0 0 0 0 1
symversion=0.2
T 54500 42800 5 10 0 0 0 0 1
slot=2
}
C 43800 39900 1 180 0 capacitor-1.sym
{
T 43600 39200 5 10 0 0 180 0 1
device=CAPACITOR
T 43500 39400 5 10 1 1 180 0 1
refdes=C401
T 43600 39000 5 10 0 0 180 0 1
symversion=0.1
T 43200 40000 5 10 1 1 0 0 1
value=56n
T 43800 39900 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 44400 40200 1 90 0 capacitor-1.sym
{
T 43700 40400 5 10 0 0 90 0 1
device=CAPACITOR
T 44000 41000 5 10 1 1 180 0 1
refdes=C402
T 43500 40400 5 10 0 0 90 0 1
symversion=0.1
T 44300 40800 5 10 1 1 0 0 1
value=56n
T 44400 40200 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 47700 43400 1 180 0 capacitor-1.sym
{
T 47500 42700 5 10 0 0 180 0 1
device=CAPACITOR
T 47100 43500 5 10 1 1 180 0 1
refdes=C403
T 47500 42500 5 10 0 0 180 0 1
symversion=0.1
T 47400 43300 5 10 1 1 0 0 1
value=56n
T 47700 43400 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 45500 37600 1 180 0 capacitor-1.sym
{
T 45300 36900 5 10 0 0 180 0 1
device=CAPACITOR
T 45200 37100 5 10 1 1 180 0 1
refdes=C404
T 45300 36700 5 10 0 0 180 0 1
symversion=0.1
T 44900 37700 5 10 1 1 0 0 1
value=56n
T 45500 37600 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 45500 35800 1 180 0 capacitor-1.sym
{
T 45300 35100 5 10 0 0 180 0 1
device=CAPACITOR
T 45200 35300 5 10 1 1 180 0 1
refdes=C405
T 45300 34900 5 10 0 0 180 0 1
symversion=0.1
T 44900 35900 5 10 1 1 0 0 1
value=56n
T 45500 35800 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 49800 37800 1 180 0 capacitor-1.sym
{
T 49600 37100 5 10 0 0 180 0 1
device=CAPACITOR
T 49200 37900 5 10 1 1 180 0 1
refdes=C406
T 49600 36900 5 10 0 0 180 0 1
symversion=0.1
T 49500 37700 5 10 1 1 0 0 1
value=56n
T 49800 37800 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
C 44600 39600 1 0 0 resistor-2.sym
{
T 45000 39950 5 10 0 0 0 0 1
device=RESISTOR
T 44900 39900 5 10 1 1 0 0 1
refdes=R401
T 44900 39400 5 10 1 1 0 0 1
value=6k8
T 44600 39600 5 10 0 1 0 0 1
footprint=R025
}
C 46800 38500 1 0 0 resistor-2.sym
{
T 47200 38850 5 10 0 0 0 0 1
device=RESISTOR
T 47000 38800 5 10 1 1 0 0 1
refdes=R402
T 47000 38300 5 10 1 1 0 0 1
value=6k8
T 46800 38500 5 10 0 1 0 0 1
footprint=R025
}
C 44600 41400 1 0 0 resistor-2.sym
{
T 45000 41750 5 10 0 0 0 0 1
device=RESISTOR
T 44900 41700 5 10 1 1 0 0 1
refdes=R403
T 44900 41200 5 10 1 1 0 0 1
value=6k8
T 44600 41400 5 10 0 1 0 0 1
footprint=R025
}
C 48900 41600 1 0 0 resistor-2.sym
{
T 49300 41950 5 10 0 0 0 0 1
device=RESISTOR
T 49000 41900 5 10 1 1 0 0 1
refdes=R404
T 49400 41900 5 10 1 1 0 0 1
value=6k8
T 48900 41600 5 10 0 1 0 0 1
footprint=R025
}
C 48900 41200 1 0 0 resistor-2.sym
{
T 49300 41550 5 10 0 0 0 0 1
device=RESISTOR
T 49000 41000 5 10 1 1 0 0 1
refdes=R405
T 49400 41000 5 10 1 1 0 0 1
value=10k
T 48900 41200 5 10 0 1 0 0 1
footprint=R025
}
C 48900 37100 1 0 0 resistor-2.sym
{
T 49300 37450 5 10 0 0 0 0 1
device=RESISTOR
T 49000 36900 5 10 1 1 0 0 1
refdes=R406
T 49500 36900 5 10 1 1 0 0 1
value=10k
T 48900 37100 5 10 0 1 0 0 1
footprint=R025
}
C 46800 40100 1 0 0 resistor-2.sym
{
T 47200 40450 5 10 0 0 0 0 1
device=RESISTOR
T 47000 40400 5 10 1 1 0 0 1
refdes=R407
T 47000 39900 5 10 1 1 0 0 1
value=10k
T 46800 40100 5 10 0 1 0 0 1
footprint=R025
}
C 46800 36000 1 0 0 resistor-2.sym
{
T 47200 36350 5 10 0 0 0 0 1
device=RESISTOR
T 47100 36300 5 10 1 1 0 0 1
refdes=R408
T 47100 35800 5 10 1 1 0 0 1
value=10k
T 46800 36000 5 10 0 1 0 0 1
footprint=R025
}
C 44300 36200 1 90 0 resistor-2.sym
{
T 43950 36600 5 10 0 0 90 0 1
device=RESISTOR
T 44000 36900 5 10 1 1 180 0 1
refdes=R409
T 43700 36500 5 10 1 1 0 0 1
value=6k8
T 44300 36200 5 10 0 1 0 0 1
footprint=R025
}
C 43800 35700 1 180 0 resistor-2.sym
{
T 43400 35350 5 10 0 0 180 0 1
device=RESISTOR
T 43500 35400 5 10 1 1 180 0 1
refdes=R410
T 43200 35800 5 10 1 1 0 0 1
value=6k8
T 43800 35700 5 10 0 1 0 0 1
footprint=R025
}
C 42700 33800 1 90 0 resistor-2.sym
{
T 42350 34200 5 10 0 0 90 0 1
device=RESISTOR
T 43100 34400 5 10 1 1 180 0 1
refdes=R411
T 42800 34000 5 10 1 1 0 0 1
value=10k
T 42700 33800 5 10 0 1 0 0 1
footprint=R025
}
C 53400 47400 1 180 0 resistor-2.sym
{
T 53000 47050 5 10 0 0 180 0 1
device=RESISTOR
T 53100 47600 5 10 1 1 180 0 1
refdes=R412
T 53300 47500 5 10 1 1 0 0 1
value=100k
T 53400 47400 5 10 0 1 0 0 1
footprint=R025
}
C 53400 47000 1 180 0 resistor-2.sym
{
T 53000 46650 5 10 0 0 180 0 1
device=RESISTOR
T 53100 46700 5 10 1 1 180 0 1
refdes=R413
T 53300 47000 5 10 1 1 0 0 1
value=100k
T 53400 47000 5 10 0 1 0 0 1
footprint=R025
}
C 53400 43500 1 180 0 resistor-2.sym
{
T 53000 43150 5 10 0 0 180 0 1
device=RESISTOR
T 53100 43700 5 10 1 1 180 0 1
refdes=R414
T 53300 43500 5 10 1 1 0 0 1
value=100k
T 53400 43500 5 10 0 1 0 0 1
footprint=R025
}
C 53400 43100 1 180 0 resistor-2.sym
{
T 53000 42750 5 10 0 0 180 0 1
device=RESISTOR
T 53100 42800 5 10 1 1 180 0 1
refdes=R415
T 53300 43100 5 10 1 1 0 0 1
value=100k
T 53400 43100 5 10 0 1 0 0 1
footprint=R025
}
C 56100 48600 1 180 0 resistor-2.sym
{
T 55700 48250 5 10 0 0 180 0 1
device=RESISTOR
T 55800 48300 5 10 1 1 180 0 1
refdes=R416
T 55500 48700 5 10 1 1 0 0 1
value=150k
T 56100 48600 5 10 0 1 0 0 1
footprint=R025
}
C 56100 44600 1 180 0 resistor-2.sym
{
T 55700 44250 5 10 0 0 180 0 1
device=RESISTOR
T 55800 44300 5 10 1 1 180 0 1
refdes=R417
T 55500 44700 5 10 1 1 0 0 1
value=150k
T 56100 44600 5 10 0 1 0 0 1
footprint=R025
}
N 43800 39700 44600 39700 4
N 46200 41500 46200 40200 4
N 46200 40200 46800 40200 4
N 48900 41300 48200 41300 4
N 48900 41700 48200 41700 4
N 48600 41300 48600 40200 4
N 48600 40200 47700 40200 4
N 45500 41500 47200 41500 4
N 44200 41100 44200 43200 4
N 44200 41500 44600 41500 4
N 49800 41700 50100 41700 4
N 50100 39400 50100 41700 4
N 49800 41300 50100 41300 4
N 45500 39700 50100 39700 4
N 47700 43200 48600 43200 4
N 48600 43200 48600 41700 4
N 46800 43200 44200 43200 4
C 47500 42100 1 0 0 vcc-2.sym
C 47400 40300 1 0 0 vcc-minus-1.sym
N 47700 40900 47700 41100 4
N 47700 42100 47700 41900 4
C 46600 41800 1 0 0 capacitor-1.sym
{
T 46800 42500 5 10 0 0 0 0 1
device=CAPACITOR
T 46700 42200 5 10 1 1 0 0 1
refdes=C407
T 46800 42700 5 10 0 0 0 0 1
symversion=0.1
T 47100 42200 5 10 1 1 0 0 1
value=100n
T 46600 41800 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
N 47500 42000 47700 42000 4
N 46600 42000 46500 42000 4
N 46500 42000 46500 41000 4
N 46500 41000 47700 41000 4
C 50000 39100 1 0 0 gnd-1.sym
C 42500 33100 1 0 0 gnd-1.sym
N 42600 33400 42600 33800 4
C 39300 32600 0 0 0 title-A2.sym
N 44200 36200 44200 35600 4
N 44200 37100 44200 38600 4
N 44200 37400 44600 37400 4
N 43800 35600 44600 35600 4
N 47200 37400 45500 37400 4
C 47400 36400 1 0 0 vcc-minus-1.sym
C 47500 37800 1 0 0 vcc-2.sym
N 45500 35600 50100 35600 4
C 50000 35000 1 0 0 gnd-1.sym
N 50100 35300 50100 37600 4
N 48900 37600 48200 37600 4
N 48900 37200 48200 37200 4
N 48600 37200 48600 36100 4
N 48600 36100 47700 36100 4
N 44200 38600 46800 38600 4
N 47700 38600 48600 38600 4
N 48600 38600 48600 37600 4
N 49800 37600 50100 37600 4
N 49800 37200 50100 37200 4
N 46800 36100 46200 36100 4
N 46200 36100 46200 37400 4
N 44200 40200 44200 39700 4
N 42900 39700 42600 39700 4
N 42600 34700 42600 39700 4
N 42600 35600 42900 35600 4
N 41900 37400 42600 37400 4
C 44600 38100 1 0 0 input-2.sym
{
T 44600 38300 5 10 1 0 0 0 1
net=XOVER:OUT:1
T 45200 38800 5 10 0 0 0 0 1
device=none
T 45100 38200 5 10 1 1 0 7 1
value=LOW
}
C 44600 42700 1 0 0 input-2.sym
{
T 44600 42900 5 10 1 0 0 0 1
net=XOVER:OUT:2
T 45200 43400 5 10 0 0 0 0 1
device=none
T 45100 42800 5 10 1 1 0 7 1
value=HIGH
}
N 46000 42800 46200 42800 4
N 46200 42800 46200 41500 4
N 46000 38200 46200 38200 4
N 46200 38200 46200 37400 4
N 55500 47100 56700 47100 4
N 55500 43200 56700 43200 4
N 53400 47300 54500 47300 4
N 53400 46900 53900 46900 4
N 53900 46900 53900 47300 4
N 53900 47300 53900 48500 4
N 56400 47100 56400 48500 4
N 53400 43400 54500 43400 4
N 53400 43000 53900 43000 4
N 53900 43000 53900 43400 4
N 53900 43400 53900 44500 4
N 53900 44500 55200 44500 4
C 50400 46800 1 0 0 input-2.sym
{
T 50400 47000 5 10 1 0 0 0 1
net=XOVER:OUT:2
T 51000 47500 5 10 0 0 0 0 1
device=none
T 50900 46900 5 10 1 1 0 7 1
value=HIGH
}
N 51800 46900 52500 46900 4
C 50400 42900 1 0 0 input-2.sym
{
T 50400 43100 5 10 1 0 0 0 1
net=XOVER:OUT:1
T 51000 43600 5 10 0 0 0 0 1
device=none
T 50900 43000 5 10 1 1 0 7 1
value=LOW
}
N 51800 43000 52500 43000 4
N 52500 47300 52200 47300 4
N 52200 43400 52200 47300 4
N 52200 43400 52500 43400 4
N 51800 45300 52200 45300 4
C 54800 43800 1 0 0 vcc-2.sym
C 54800 47700 1 0 0 vcc-2.sym
C 54700 42000 1 0 0 vcc-minus-1.sym
C 54700 45900 1 0 0 vcc-minus-1.sym
N 55000 47700 55000 47500 4
N 55000 46500 55000 46700 4
C 55200 47400 1 0 0 capacitor-1.sym
{
T 55400 48100 5 10 0 0 0 0 1
device=CAPACITOR
T 55400 47900 5 10 1 1 0 0 1
refdes=C408
T 55400 48300 5 10 0 0 0 0 1
symversion=0.1
T 55200 47400 5 10 1 1 0 0 1
value=100n
T 55200 47400 5 10 0 1 0 0 1
footprint=CK06_type_capacitor
}
N 55000 47600 55200 47600 4
N 56100 47600 56200 47600 4
N 56200 47600 56200 46600 4
N 56200 46600 55000 46600 4
N 53900 48500 55200 48500 4
N 56400 48500 56100 48500 4
N 56100 44500 56400 44500 4
N 56400 44500 56400 43200 4
C 54100 42200 1 0 0 gnd-1.sym
C 54100 46100 1 0 0 gnd-1.sym
N 54500 46900 54200 46900 4
N 54200 46900 54200 46400 4
N 54500 43000 54200 43000 4
N 54200 43000 54200 42500 4
N 55000 42600 55000 42800 4
N 55000 43800 55000 43600 4
T 42900 33500 9 10 1 0 0 0 1
maybe reduce to 1k6 ~ 2k
T 55800 33400 9 16 1 0 0 0 1
Crossover and Bypass
T 46000 34600 9 10 1 0 0 0 1
f = 1 / (2pi * RC) =~ 417Hz
C 58200 42500 1 270 0 resistor-2.sym
{
T 58550 42100 5 10 0 0 270 0 1
device=RESISTOR
T 58500 42000 5 10 1 1 0 0 1
refdes=R418
T 58500 41800 5 10 1 1 0 0 1
value=22k
T 58200 42500 5 10 0 1 0 0 1
footprint=R025
}
N 58300 42700 58300 42500 4
C 58700 40600 1 0 0 vcc-minus-1.sym
C 58000 40600 1 0 0 vcc-minus-1.sym
N 58300 41200 58300 41600 4
C 58800 43300 1 180 0 resistor-variable-2.sym
{
T 58450 43800 5 10 1 1 180 0 1
refdes=R419
T 58000 42400 5 10 0 1 180 0 1
device=VARIABLE_RESISTOR
T 58100 43400 5 10 1 1 0 0 1
value=100k?
T 58800 43300 5 10 0 1 0 0 1
footprint=TO247
}
N 58800 43200 59000 43200 4
N 59000 43200 59000 41200 4
N 58300 42600 59400 42600 4
T 58500 41500 9 10 1 0 0 0 1
taper resistor
C 60800 42700 1 180 0 input-2.sym
{
T 61100 42400 5 10 1 0 180 0 1
net=SEND:LOW:1
T 60200 42000 5 10 0 0 180 0 1
device=none
T 60300 42600 5 10 1 1 180 7 1
value=Send LOW / Full
}
C 58200 46400 1 270 0 resistor-2.sym
{
T 58550 46000 5 10 0 0 270 0 1
device=RESISTOR
T 58500 45900 5 10 1 1 0 0 1
refdes=R420
T 58500 45700 5 10 1 1 0 0 1
value=22k
T 58200 46400 5 10 0 1 0 0 1
footprint=R025
}
N 58300 46600 58300 46400 4
C 58700 44500 1 0 0 vcc-minus-1.sym
C 58000 44500 1 0 0 vcc-minus-1.sym
N 58300 45100 58300 45500 4
C 58800 47200 1 180 0 resistor-variable-2.sym
{
T 58450 47700 5 10 1 1 180 0 1
refdes=R421
T 58000 46300 5 10 0 1 180 0 1
device=VARIABLE_RESISTOR
T 58100 47300 5 10 1 1 0 0 1
value=100k?
T 58800 47200 5 10 0 1 0 0 1
footprint=TO247
}
N 58800 47100 59000 47100 4
N 59000 47100 59000 45100 4
N 58300 46500 59400 46500 4
C 60800 46600 1 180 0 input-2.sym
{
T 61200 46300 5 10 1 0 180 0 1
net=SEND:HIGH:1
T 60200 45900 5 10 0 0 180 0 1
device=none
T 60300 46500 5 10 1 1 180 7 1
value=Send HIGH / Full
}
T 58500 45400 9 10 1 0 0 0 1
taper resistor
C 56700 43000 1 0 0 capacitor-4.sym
{
T 56900 44100 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 56900 43500 5 10 1 1 0 0 1
refdes=C409
T 56900 43700 5 10 0 0 0 0 1
symversion=0.1
T 56700 43000 5 10 1 1 0 0 1
value=1u
T 56700 43000 5 10 0 1 0 0 1
footprint=RCY100P
}
N 57600 43200 57900 43200 4
C 56700 46900 1 0 0 capacitor-4.sym
{
T 56900 48000 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 56900 47400 5 10 1 1 0 0 1
refdes=C410
T 56900 47600 5 10 0 0 0 0 1
symversion=0.1
T 56700 46900 5 10 1 1 0 0 1
value=1u
T 56700 46900 5 10 0 1 0 0 1
footprint=RCY100P
}
N 57600 47100 57900 47100 4
C 53400 45400 1 180 0 resistor-2.sym
{
T 53000 45050 5 10 0 0 180 0 1
device=RESISTOR
T 53100 45100 5 10 1 1 180 0 1
refdes=R422
T 53300 45400 5 10 1 1 0 0 1
value=100k
T 53400 45400 5 10 0 1 0 0 1
footprint=R025
}
C 53600 44700 1 0 0 gnd-1.sym
N 53400 45300 53700 45300 4
N 53700 45300 53700 45000 4
N 52500 45300 52200 45300 4
T 59100 43800 9 10 1 0 0 0 2
when cross-over is disabled, the two
send outputs each carry the full signal.
C 41400 46500 1 0 0 input-2.sym
{
T 41300 46200 5 10 1 0 0 0 1
net=PREAMP:2
T 42000 47200 5 10 0 0 0 0 1
device=none
T 41900 46600 5 10 1 1 0 7 1
value=BASS
}
C 46500 47200 1 180 0 input-2.sym
{
T 46500 47000 5 10 1 0 180 0 1
net=BYPASS:1
T 45900 46500 5 10 0 0 180 0 1
device=none
T 46000 47100 5 10 1 1 180 7 1
value=BYPASS
}
C 46500 46200 1 180 0 input-2.sym
{
T 46500 46000 5 10 1 0 180 0 1
net=XOVER:1
T 45900 45500 5 10 0 0 180 0 1
device=none
T 46000 46100 5 10 1 1 180 7 1
value=XOVER
}
N 44600 47100 45100 47100 4
C 43200 46400 1 0 0 switch-spdt-1.sym
{
T 43600 47200 5 10 0 0 0 0 1
device=SPDT
T 43600 47000 5 10 1 1 0 0 1
refdes=S401
T 43200 46400 5 10 0 0 0 0 1
footprint=H1x3-op
}
N 43200 46600 42800 46600 4
T 42100 47700 9 10 1 0 0 0 1
Stomp switch to (dis)engage the crossover
N 44600 47100 44600 46800 4
N 44600 46800 44100 46800 4
N 45100 46100 44600 46100 4
N 44600 46100 44600 46400 4
N 44600 46400 44100 46400 4
T 54300 38200 9 10 1 0 0 0 1
TODO: add blend pots and off-board wiring